answersLogoWhite

0


Best Answer

Pin Description The following describes the function of each pin: A8 - A15 (Output 3 State) Address Bus; The most significant 8 bits of the memory address or the 8 bits of the I/0 address,3 stated during Hold and Halt modes. AD0 - 7 (Input/Output 3state) Multiplexed Address/Data Bus; Lower 8 bits of the memory address (or I/0 address) appear on the bus during the first clock cycle of a machine state. It then becomes the data bus during the second and third clock cycles. 3 stated during Hold and Halt modes. ALE (Output) Address Latch Enable: It occurs during the first clock cycle of a machine state and enables the address to get latched into the on chip latch of peripherals. The falling edge of ALE is set to guarantee setup and hold times for the address information. ALE can also be used to strobe the status information. ALE is never 3stated. S0, S1 (Output)

IO/M- (Output) IO/M- indicates whether the Read/Write is to memory or l/O (Tristated during Hold and Halt modes) S0, S1, and IO/M- represent Data Bus Status. Encoded status of the bus cycle: S0 S1 IO/M- 0 0 * Halt State (IO/M- Tristated)

0 1 0 Memory Read

0 1 1 I/O Read

1 0 0 Memory Write

1 0 1 I/O Write

1 1 0 Opcode Fetch

1 1 1 Interrupt Acknowledge S1 can be used as an advanced R/W status. If used this way, it should not be sampled until the trailiing edge of ALE. RD- (Output 3state) READ; indicates the selected memory or I/O device is to be read and that the Data Bus is available for the data transfer. Tristated during Hold and Halt modes. The processor samples the data bus about one half clock cycle before the trailing edge of RD-. WR- (Output 3state)WRITE; indicates the data on the Data Bus is to be written into the selected memory or I/O location. Data is set up at the trailing edge of WR. Tristated during Hold and Halt modes. The data bus is held valid for about one half clock cycle beyond the trailing edge of WR-, or until the leading edge of ALE. It is important to realize that any external bus drivers must not be dropped at the trailing edge of WR- because that creates a race condition - Use ALE to drop the drivers if needed. READY (Input) If Ready is high during a read or write cycle, it indicates that the memory or peripheral is ready to send or receive data. If Ready is low, the CPU will wait for Ready to go high before completing the read or write cycle. It is sampled about one half clock cycle after ALE goes false, on the rising edge of CLK. Note that Ready is sampled about one half clock cycle after the trailing edge of ALE, and this is not a lot of time - make sure your address/ready decoders are fast enough to respond. HOLD (Input) HOLD; indicates that another Master is requesting the use of the Address and Data Buses. The CPU, upon receiving the Hold request. will relinquish the use of buses as soon as the completion of the current machine cycle. Internal processing can continue. The processor can regain the buses only after the Hold is removed. When the Hold is acknowledged, the Address, Data, RD-, WR-, and IO/M- lines are 3stated. HLDA (Output) HOLD ACKNOWLEDGE; indicates that the CPU has received the Hold request and that it will relinquish the buses in the next clock cycle. HLDA goes low after the Hold request is removed. The CPU takes the buses one half clock cycle after HLDA goes low. INTR (Input) INTERRUPT REQUEST; is used as a general purpose interrupt. It is sampled only during the next to the last clock cycle of the instruction. If it is active, the Program Counter (PC) will be inhibited from incrementing and an INTA will be issued. During this cycle a RESTART or CALL instruction can be inserted to jump to the interrupt service routine. The INTR is enabled and disabled by software. It is disabled by Reset and immediately after an interrupt is accepted. INTA (Output) INTERRUPT ACKNOWLEDGE; is used instead of (and has the same timing as) RD during the Instruction cycle after an INTR is accepted. It can be used to activate the 8259 Interrupt chip or some other interrupt port. RESTART INTERRUPTS; These three inputs have the same timing as INTR except they cause an internal RESTART to be automatically inserted. RST 7.5 Highest Priority (Edge triggered)

RST 6.5 Medium Priority (Level triggered)

RST 5.5 Lowest Priority (Level triggered) The priority of these interrupts is ordered as shown above. These interrupts have a higher priority than the INTR. They can be masked with the SIM instruction. TRAP (Input) (Edge and Level triggered) Trap interrupt is a nonmaskable restart interrupt. It is recognized at the same time as INTR. It is unaffected by any mask or Interrupt Enable. It has the highest priority of any interrupt. RESET IN- (Input) Reset sets the Program Counter to zero and resets the Interrupt Enable and HLDA flipflops. None of the other flags or registers (except the instruction register) are affected The CPU is held in the reset condition as long as Reset is applied. RESET OUT (Output) Indicates CPlJ is being reset. Can be used as a system RESET. The signal is synchronized to the processor clock. X1, X2 (Input) Crystal or R/C network connections to set the internal clock generator X1 can also be an external clock input instead of a crystal. The input frequency is divided by 2 to give the internal operating frequency. CLK (Output) Clock Output for use as a system clock when a crystal or R/ C network is used as an input to the CPU. The period of CLK is twice the X1, X2 input period. SID (Input) Serial input data line The data on this line is loaded into accumulator bit 7 whenever a RIM instruction is executed. SOD (output) Serial output data line. The output SOD is set or reset as specified by the SIM instruction. Vcc+5 volt supply. Vss Ground Reference.

User Avatar

Wiki User

14y ago
This answer is:
User Avatar
More answers
User Avatar

Wiki User

12y ago

Pin Description

The following describes the function of each pin:

A8 - A15 (Output 3 State)

Address Bus;The most significant 8 bits of the memory address or the 8 bits of the I/0 address,3 stated during Hold and Halt modes.

AD0 - 7 (Input/Output 3state)

Multiplexed Address/Data Bus; Lower 8 bits of the memory address (or I/0 address) appear on the bus during the first clock cycle of a machine state. It then becomes the data bus during the second and third clock cycles. 3 stated during Hold and Halt modes.

ALE (Output)

Address Latch Enable: It occurs during the first clock cycle of a machine state and enables the address to get latched into the on chip latch of peripherals. The falling edge of ALE is set to guarantee setup and hold times for the address information. ALE can also be used to strobe the status information. ALE is never 3stated.

S0, S1 (Output)

IO/M- (Output)

IO/M- indicates whether the Read/Write is to memory or l/O (Tristated during Hold and Halt modes)

S0, S1, and IO/M- represent Data Bus Status. Encoded status of the bus cycle:

S0 S1 IO/M-

0 0 * Halt State (IO/M- Tristated)

0 1 0 Memory Read

0 1 1 I/O Read

1 0 0 Memory Write

1 0 1 I/O Write

1 1 0 Opcode Fetch

1 1 1 Interrupt Acknowledge

S1 can be used as an advanced R/W status. If used this way, it should not be sampled until the trailiing edge of ALE.

RD- (Output 3state)

READ; indicates the selected memory or I/O device is to be read and that the Data Bus is available for the data transfer. Tristated during Hold and Halt modes. The processor samples the data bus about one half clock cycle before the trailing edge of RD-.

WR- (Output 3state)

WRITE; indicates the data on the Data Bus is to be written into the selected memory or I/O location. Data is set up at the trailing edge of WR. Tristated during Hold and Halt modes. The data bus is held valid for about one half clock cycle beyond the trailing edge of WR-, or until the leading edge of ALE. It is important to realize that any external bus drivers must not be dropped at the trailing edge of WR- because that creates a race condition - Use ALE to drop the drivers if needed.

READY (Input)

If Ready is high during a read or write cycle, it indicates that the memory or peripheral is ready to send or receive data. If Ready is low, the CPU will wait for Ready to go high before completing the read or write cycle. It is sampled about one half clock cycle after ALE goes false, on the rising edge of CLK. Note that Ready is sampled about one half clock cycle after the trailing edge of ALE, and this is not a lot of time - make sure your address/ready decoders are fast enough to respond.

HOLD (Input)

HOLD; indicates that another Master is requesting the use of the Address and Data Buses. The CPU, upon receiving the Hold request. will relinquish the use of buses as soon as the completion of the current machine cycle. Internal processing can continue.

The processor can regain the buses only after the Hold is removed. When the Hold is acknowledged, the Address, Data, RD-, WR-, and IO/M- lines are 3stated.

HLDA (Output)

HOLD ACKNOWLEDGE; indicates that the CPU has received the Hold request and that it will relinquish the buses in the next clock cycle. HLDA goes low after the Hold request is removed. The CPU takes the buses one half clock cycle after HLDA goes low.

INTR (Input)

INTERRUPT REQUEST; is used as a general purpose interrupt. It is sampled only during the next to the last clock cycle of the instruction. If it is active, the Program Counter (PC) will be inhibited from incrementing and an INTA will be issued. During this cycle a RESTART or CALL instruction can be inserted to jump to the interrupt service routine. The INTR is enabled and disabled by software. It is disabled by Reset and immediately after an interrupt is accepted.

INTA (Output)

INTERRUPT ACKNOWLEDGE; is used instead of (and has the same timing as) RD during the Instruction cycle after an INTR is accepted. It can be used to activate the 8259 Interrupt chip or some other interrupt port.

RESTART INTERRUPTS; These three inputs have the same timing as INTR except they cause an internal RESTART to be automatically inserted.

RST 7.5 Highest Priority (Edge triggered)

RST 6.5 Medium Priority (Level triggered)

RST 5.5 Lowest Priority (Level triggered)

The priority of these interrupts is ordered as shown above. These interrupts have a higher priority than the INTR. They can be masked with the SIM instruction.

TRAP (Input) (Edge and Level triggered)

Trap interrupt is a nonmaskable restart interrupt. It is recognized at the same time as INTR. It is unaffected by any mask or Interrupt Enable. It has the highest priority of any interrupt.

RESET IN- (Input)

Reset sets the Program Counter to zero and resets the Interrupt Enable and HLDA flipflops. None of the other flags or registers (except the instruction register) are affected The CPU is held in the reset condition as long as Reset is applied.

RESET OUT (Output)

Indicates CPlJ is being reset. Can be used as a system RESET. The signal is synchronized to the processor clock.

X1, X2 (Input)

Crystal or R/C network connections to set the internal clock generator X1 can also be an external clock input instead of a crystal. The input frequency is divided by 2 to give the internal operating frequency.

CLK (Output)

Clock Output for use as a system clock when a crystal or R/ C network is used as an input to the CPU. The period of CLK is twice the X1, X2 input period.

SID (Input)

Serial input data line The data on this line is loaded into accumulator bit 7 whenever a RIM instruction is executed.

SOD (output)

Serial output data line. The output SOD is set or reset as specified by the SIM instruction.

Vcc

+5 volt supply.

Vss

Ground Reference.

This answer is:
User Avatar

User Avatar

Wiki User

9y ago

The Microprocessor 8086 is a 16-bit CPU available in different clock rates and packaged in a 40 pin CERDIP or plastic package.

The 8086 operates in single processor or multiprocessor configuration to achieve high performance. The pins serve a particular function in minimum mode (single processor mode ) and other function in maximum mode configuration (multiprocessor mode ).

The 8086 signals can be categorised in three groups.

The first are the signal having common functions in minimum as well as maximum mode.

The second are the signals which have special functions for minimum mode

The third are the signals having special functions for maximum mode.

The following signal descriptions are common for both modes.

AD15-AD0 : These are the time multiplexed memory I/O address and data lines.

Address remains on the lines during T1 state, while the data is available on the data bus during T2, T3, Tw and T4. These lines are active high and float to a tristate during interrupt acknowledge and local bus hold acknowledge cycles.

This answer is:
User Avatar

User Avatar

Wiki User

13y ago

Sorry, but WikiAnswers does not support graphics in its answers. To see the block diagram of the 8085, see the Related Link below.

This answer is:
User Avatar

User Avatar

Wiki User

9y ago

Go to Google and click on "Images". Type "Pin diagram of 8085 microprocessor" in the search box. Click on the first search result.

This answer is:
User Avatar

User Avatar

Wiki User

13y ago

flags alu etc

This answer is:
User Avatar

User Avatar

Wiki User

13y ago

See the Related Link below.

This answer is:
User Avatar

User Avatar

Mohammad MithuN

Lvl 2
3y ago

describe the pin diagram of 8085 microprocessor

This answer is:
User Avatar

User Avatar

Mohammad MithuN

Lvl 2
3y ago

describe the pin diagram of 8085 microprocessor?

This answer is:
User Avatar

Add your answer:

Earn +20 pts
Q: Pin diagram of 8088 microprocessor
Write your answer...
Submit
Still have questions?
magnify glass
imp
Related questions

What is pin configuration of microprocessor 8088?

the pin configuration of a processor means that the diagramatic representation of block diagram of processor representing various pins and the function of that pins


What has the author Lanny V Dao written?

Lanny V. Dao has written: 'Mastering the 8088 microprocessor' -- subject(s): Intel 8088 (Microprocessor)


Which company introduce 8088 microprocessor?

Intel in 1979


What has the author Yu-cheng Liu written?

Yu-cheng Liu has written: 'Microcomputer systems' -- subject(s): Intel 8086 (Microprocessor), Intel 8088 (Microprocessor), Intel 8086 (Microprocesseur), Mikroprozessor 8086, Microcomputers, Mikroprozessor 8088, Intel 8088 (Microprocesseur)


What made the 8088 Intel CPU special compared to its predecessors?

The 8088 was a 16 bit microprocessor implemented on an 8 bit databus.


What was the reason behind limit of maximum pin in microprocessor 8085?

There is no maximum pin in the 8085. In the 8086/8088, however, there is a min/max pin, called MN/MX-, that is used to configure whether certain bus control signals are provided by the 8086/8088, or by the 8288 bus controller. In the latter case, this frees up several pins for other, more sophisticated, i.e. maximum mode, uses.


What is the the interfacing scheme to connect 8k1 ram and 8k1 ROM with 8088 microprocessor?

8088 processor? Get yourself some fresh gear. Cripe's sake.


What is the main difference between 8086 and 8088 microprocessor according to the pin configuration?

The 8086 has a 16 bit bus, while the 8088 has an 8 bit bus. In both A0 through A7 are shared as D0 through D7. The the 8086, A8 through A15 is also shared as D8 through D15.


What is the difference between 8086 and 8088 microprocessor regarding there pin diagram?

The differences are given below: 80286 1. Low data bus width (16 bit) 2. Returning from protected mode to real mode is hard and complicated. 3. Small RAM/Memory 80386 1. High data bus width (32 bit) 2. Easy for 80386 3. Big RAM / Memory (Real memory = 4GB and virtual memory= 64TB)


Which microprocessor accepts the program written for 8086 without any changes?

Which microprocessor accepts the program written for 8086 without any changes?


What is the meaning of 8086 in microprocessor?

it is a 16 bit microprocessor & it has 40 pin .


Block diagram of SDK 8086 and 8088?

diagrm of sdk