Other contributors have said "How verilog is efficient over vhdl?" is the same question as "What is the Difference between verilog and vhdl language?" If you believe that these are not asking the same thing and should be answered differently, click here

What is the Difference between verilog and vhdl language?

Answer:

VHDL is a strongly typed language Verilog isn't

First answer by Alx j. Last edit by Alx j. Contributor trust: 1 [recommend contributor recommended]. Question popularity: 4 [recommend question].